Field-Programmable Logic Architectures, Synthesis and Applications

Table of Contents

1. Altmetric Badge
   Book Overview
2. Altmetric Badge
   Chapter 64 Fault modeling and test generation for FPGAs
3. Altmetric Badge
   Chapter 65 A test methodology applied to Cellular logic Programmable Gate Arrays
4. Altmetric Badge
   Chapter 66 Integrated layout synthesis for FPGA's
5. Altmetric Badge
   Chapter 67 Influence of logic block layout architecture on FPGA performance
6. Altmetric Badge
   Chapter 68 A global routing heuristic for FPGAs based on mean field annealing
7. Altmetric Badge
   Chapter 69 Power dissipation driven FPGA place and route under delay constraints
8. Altmetric Badge
   Chapter 70 FPGA technology mapping for power minimization
9. Altmetric Badge
   Chapter 71 Specification and synthesis of complex arithmetic operators for FPGAs
10. Altmetric Badge
    Chapter 72 A speed-up technique for synchronous circuits realized as LUT-based FPGAs
11. Altmetric Badge
    Chapter 73 An efficient technique for mapping RTL structures onto FPGAs
12. Altmetric Badge
    Chapter 74 A testbench design method suitable for FPGA-based prototyping of reactive systems
13. Altmetric Badge
    Chapter 75 Using consensusless covers for fast operating on Boolean functions
14. Altmetric Badge
    Chapter 76 Formal verification of timing rules in design specifications
15. Altmetric Badge
    Chapter 77 Optimized synthesis of self-testable finite state machines (FSM) using BIST-PST structures in Altera structures
16. Altmetric Badge
    Chapter 78 A high-speed rotation processor
17. Altmetric Badge
    Chapter 79 The MD5 message-digest algorithm in the XILINX FPGA
18. Altmetric Badge
    Chapter 80 A reprogrammable processor for fractal image compression
19. Altmetric Badge
    Chapter 81 Implementing GCD systolic Arrays on FPGA
20. Altmetric Badge
    Chapter 82 Formal CAD techniques for safety-critical FPGA design and deployment in embedded subsystems
21. Altmetric Badge
    Chapter 83 Direct sequence spread spectrum digital Radio DSP prototyping using xilinx FPGAs
22. Altmetric Badge
    Chapter 84 FPGA based reconfigurable architecture for a compact vision system
23. Altmetric Badge
    Chapter 85 A new FPGA architecture for word-oriented datapaths
24. Altmetric Badge
    Chapter 86 Image processing on a custom computing platform
25. Altmetric Badge
    Chapter 87 A superscalar and reconfigurable processor
26. Altmetric Badge
    Chapter 88 A fast FPGA implementation of a general purpose neuron
27. Altmetric Badge
    Chapter 89 Data-procedural languages for FPL-based machines
28. Altmetric Badge
    Chapter 90 Implementing on line arithmetic on PAM
29. Altmetric Badge
    Chapter 91 Software environment for WASMII: A data driven machine with a virtual hardware
30. Altmetric Badge
    Chapter 92 Constraint-based hierarchical placement of parallel programs
31. Altmetric Badge
    Chapter 93 ZAREPTA: A zero lead-time, all reconfigurable system for emulation, prototyping and testing of ASICs
32. Altmetric Badge
    Chapter 94 Simulating static and dynamic faults in BIST structures with a FPGA based emulator
33. Altmetric Badge
    Chapter 95 FPGA based prototyping for verification and evaluation in hardware-software cosynthesis
34. Altmetric Badge
    Chapter 96 FPGA based low cost Generic Reusable Module for the rapid prototyping of subsystems
35. Altmetric Badge
    Chapter 97 FPGA development tools: Keeping pace with design complexity
36. Altmetric Badge
    Chapter 98 Meaningful benchmarks for logic optimization of table-lookup FPGAs
37. Altmetric Badge
    Chapter 99 Educational use of Field Programmable Gate Arrays
38. Altmetric Badge
    Chapter 100 Hardwire: A risk-free FPGA-to-ASIC migration path
39. Altmetric Badge
    Chapter 101 Reconfigurable hardware from programmable logic devices
40. Altmetric Badge
    Chapter 102 On some limits of XILINX based control logic implementations
41. Altmetric Badge
    Chapter 103 Experiences of using XBLOX for implementing a digital filter algorithm
42. Altmetric Badge
    Chapter 104 Continuous interconnect provides solution to density/performance trade-off in programmable logic
43. Altmetric Badge
    Chapter 105 A high density complex PLD family optimized for flexibility, predictability and 100% routability
44. Altmetric Badge
    Chapter 106 Design experience with fine-grained FPGAs
45. Altmetric Badge
    Chapter 107 FPGA routing structures from real circuits
46. Altmetric Badge
    Chapter 108 A tool-set for simulating altera-PLDs using VHDL
47. Altmetric Badge
    Chapter 109 A CAD tool for the development of an Extra-Fast Fuzzy Logic Controller based on FPGAs and memory modules
48. Altmetric Badge
    Chapter 110 Performance characteristics of the Monte-Carlo clustering processor (MCCP) - a field programmable logic based custom computing machine
49. Altmetric Badge
    Chapter 111 A Design Environment with Emulation of Prototypes for hardware/software systems using XILINX FPGA
50. Altmetric Badge
    Chapter 112 DSP development with full-speed prototyping based on HW/SW codesign techniques
51. Altmetric Badge
    Chapter 113 The architecture of a general-purpose processor cell
52. Altmetric Badge
    Chapter 114 The design of a stack-based microprocessor
53. Altmetric Badge
    Chapter 115 Implementation and performance evaluation of an image pre-processing chain on FPGA
54. Altmetric Badge
    Chapter 116 Signature testability of PLA
55. Altmetric Badge
    Chapter 117 A FPL prototyping package with a C++ interface for the PC bus
56. Altmetric Badge
    Chapter 118 Design of safety systems using Field Programmable Gate Arrays
57. Altmetric Badge
    Chapter 119 A job dispatcher-collector made of FPGA's for a centralized Voice Server
58. Altmetric Badge
    Chapter 120 An optoelectronic 3-D Field Programmable Gate Array
59. Altmetric Badge
    Chapter 121 On channel architecture and routability for FPGA's under faulty conditions
60. Altmetric Badge
    Chapter 122 High-performance datapath implementation on Field-Programmable Multi-Chip Module (FPMCM)
61. Altmetric Badge
    Chapter 123 A laboratory for a digital design course using FPGAs
62. Altmetric Badge
    Chapter 124 Coordinate Rotation DIgital Computer (CORDIC) synthesis for FPGA
63. Altmetric Badge
    Chapter 125 MARC: A Macintosh NUBUS-expansion board based reconfigurable test system for validating communication systems
64. Altmetric Badge
    Chapter 126 Artificial neural network implementation on a fine-grained FPGA