↓ Skip to main content

VLSI Design and Test

Overview of attention for book
Cover of 'VLSI Design and Test'

Table of Contents

  1. Altmetric Badge
    Book Overview
  2. Altmetric Badge
    Chapter 1 Flexible Composite Galois Field $$GF((2^m)^2)$$ Multiplier Designs
  3. Altmetric Badge
    Chapter 2 Estimating the Maximum Propagation Delay of 4-bit Ripple Carry Adder Using Reduced Input Transitions
  4. Altmetric Badge
    Chapter 3 VLSI Implementation of Throughput Efficient Distributed Arithmetic Based LMS Adaptive Filter
  5. Altmetric Badge
    Chapter 4 Realization of Multiplier Using Delay Efficient Cyclic Redundant Adder
  6. Altmetric Badge
    Chapter 5 Fast Architecture of Modular Inversion Using Itoh-Tsujii Algorithm
  7. Altmetric Badge
    Chapter 6 Performance Optimized 64b/66b Line Encoding Technique for High Speed SERDES Devices
  8. Altmetric Badge
    Chapter 7 A New Multi-objective Hardware-Software-Partitioning Algorithmic Approach for High Speed Applications
  9. Altmetric Badge
    Chapter 8 A Framework for Branch Predictor Selection with Aggregation on Multiple Parameters
  10. Altmetric Badge
    Chapter 9 FPGA Implementation of a Novel Area Efficient FFT Scheme Using Mixed Radix FFT
  11. Altmetric Badge
    Chapter 10 Low Voltage, Low Power Transconductor for Low Frequency $$G_m$$ -C Filters
  12. Altmetric Badge
    Chapter 11 An Improved Highly Efficient Low Input Voltage Charge Pump Circuit
  13. Altmetric Badge
    Chapter 12 A Calibration Technique for Current Steering DACs - Self Calibration with Capacitor Storage
  14. Altmetric Badge
    Chapter 13 Characterization and Compensation Circuitry for Piezo-Resistive Pressure Sensor to Accommodate Temperature Induced Variation
  15. Altmetric Badge
    Chapter 14 FEM Based Device Simulator for High Voltage Devices
  16. Altmetric Badge
    Chapter 15 Synapse Circuits Implementation and Analysis in 180 nm MOSFET and CNFET Technology
  17. Altmetric Badge
    Chapter 16 A 10 MHz, 73 ppm/°C, 84 µW PVT Compensated Ring Oscillator
  18. Altmetric Badge
    Chapter 17 Deterministic Shift Power Reduction in Test Compression
  19. Altmetric Badge
    Chapter 18 Pseudo-BIST: A Novel Technique for SAR-ADC Testing
  20. Altmetric Badge
    Chapter 19 SFG Based Fault Simulation of Linear Analog Circuits Using Fault Classification and Sensitivity Analysis
  21. Altmetric Badge
    Chapter 20 A Cost Effective Technique for Diagnosis of Scan Chain Faults
  22. Altmetric Badge
    Chapter 21 Multi-mode Toggle Random Access Scan to Minimize Test Application Time
  23. Altmetric Badge
    Chapter 22 Performance Analysis of Disability Based Fault Tolerance Techniques for Permanent Faults in Chip Multiprocessors
  24. Altmetric Badge
    Chapter 23 Low-Power Sequential Circuit Design Using Work-Function Engineered FinFETs
  25. Altmetric Badge
    Chapter 24 Vertical Nanowire FET Based Standard Cell Design Employing Verilog-A Compact Model for Higher Performance
  26. Altmetric Badge
    Chapter 25 Analysis of Electrolyte-Insulator-Semiconductor Tunnel Field-Effect Transistor as pH Sensor
  27. Altmetric Badge
    Chapter 26 Exploiting Characteristics of Steep Slope Tunnel Transistors Towards Energy Efficient and Reliable Buffer Designs for IoT SoCs
  28. Altmetric Badge
    Chapter 27 An Efficient VLSI Architecture for PRESENT Block Cipher and Its FPGA Implementation
  29. Altmetric Badge
    Chapter 28 Investigation of TCADs Models for Characterization of Sub 16 nm In $$_{0.53}$$ Ga $$_{0.47}$$ As FinFET
  30. Altmetric Badge
    Chapter 29 Hausdorff Distance Driven L-Shape Matching Based Layout Decomposition for E-Beam Lithography
  31. Altmetric Badge
    Chapter 30 Energy-Efficient VLSI Architecture & Implementation of Bi-modal Multi-banked Register-File Organization
  32. Altmetric Badge
    Chapter 31 Performance-Enhanced $$d^2$$ -LBDR for 2D Mesh Network-on-Chip
  33. Altmetric Badge
    Chapter 32 ACAM: Application Aware Adaptive Cache Management for Shared LLC
  34. Altmetric Badge
    Chapter 33 Adaptive Packet Throttling Technique for Congestion Management in Mesh NoCs
  35. Altmetric Badge
    Chapter 34 Defeating HaTCh: Building Malicious IP Cores
  36. Altmetric Badge
    Chapter 35 Low Cost Circuit Level Implementation of PRESENT-80 S-BOX
  37. Altmetric Badge
    Chapter 36 Modeling and Analysis of Transient Heat for 3D IC
  38. Altmetric Badge
    Chapter 37 Memory Efficient Fractal-SPIHT Based Hybrid Image Encoder
  39. Altmetric Badge
    Chapter 38 Metal-Oxide Nanostructures Designed by Glancing Angle Deposition Technique and Its Applications on Sensors and Optoelectronic Devices: A Review
  40. Altmetric Badge
    Chapter 39 Low Write Energy STT-MRAM Cell Using 2T- Hybrid Tunnel FETs Exploiting the Steep Slope and Ambipolar Characteristics
  41. Altmetric Badge
    Chapter 40 Enhancing Retention Voltage for SRAM
  42. Altmetric Badge
    Chapter 41 Comparison of SRAM Cell Layout Topologies to Estimate Improvement in SER Robustness in 28FDSOI and 40 nm Technologies
  43. Altmetric Badge
    Chapter 42 Improving the Design of Nearest Neighbor Quantum Circuits in 2D Space
  44. Altmetric Badge
    Chapter 43 Delay and Frequency Investigations in Coupled MLGNR Interconnects
  45. Altmetric Badge
    Chapter 44 LISOCHIN: An NBTI Degradation Monitoring Sensor for Reliable CMOS Circuits
  46. Altmetric Badge
    Chapter 45 Performance Analysis of OLED with Hole Block Layer and Impact of Multiple Hole Block Layer
  47. Altmetric Badge
    Chapter 46 Improved Gate Modulation in Tunnel Field Effect Transistors with Non-rectangular Tapered Y-Gate Geometry
  48. Altmetric Badge
    Chapter 47 A 36 nW Power Management Unit for Solar Energy Harvesters Using 0.18  $$\upmu $$ m CMOS
  49. Altmetric Badge
    Chapter 48 A 10T Subthreshold SRAM Cell with Minimal Bitline Switching for Ultra-Low Power Applications
  50. Altmetric Badge
    Chapter 49 Variability Investigation of Double Gate JunctionLess (DG-JL) Transistor for Circuit Design Perspective
  51. Altmetric Badge
    Chapter 50 A High Speed KECCAK Coprocessor for Partitioned NSP Architecture on FPGA Platform
  52. Altmetric Badge
    Chapter 51 New Energy Efficient Reconfigurable FIR Filter Architecture and Its VLSI Implementation
  53. Altmetric Badge
    Chapter 52 FPGA-Based Smart Camera System for Real-Time Automated Video Surveillance
  54. Altmetric Badge
    Chapter 53 Effectiveness of High Permittivity Spacer for Underlap Regions of Wavy-Junctionless FinFET at 22 nm Node and Scaling Short Channel Effects
  55. Altmetric Badge
    Chapter 54 Design and Implementation of Ternary Content Addressable Memory (TCAM) Based Hierarchical Motion Estimation for Video Processing
  56. Altmetric Badge
    Chapter 55 A Custom Designed RISC-V ISA Compatible Processor for SoC
  57. Altmetric Badge
    Chapter 56 An Efficient Timing and Clock Tree Aware Placement Flow with Multibit Flip-Flops for Power Reduction
  58. Altmetric Badge
    Chapter 57 Primitive Instantiation Based Fault Localization Circuitry for High Performance FPGA Designs
  59. Altmetric Badge
    Chapter 58 On Generation of Delay Test with Capture Power Safety
  60. Altmetric Badge
    Chapter 59 A Configurable and Area Efficient Technique for Implementing Isolation Cells in Low Power SoC
  61. Altmetric Badge
    Chapter 60 A 10 MHz, 42 ppm/ $$ ^{ \circ } {\text{C}} $$ , 69 μW PVT Compensated Latch Based Oscillator in BCD9S Technology for PCM
  62. Altmetric Badge
    Chapter 61 A 1.8 V Gain Enhanced Fully Differential Doubly-Recycled Cascode OTA with 100 dB Gain 200 MHz UGB in CMOS
  63. Altmetric Badge
    Chapter 62 A Low Power, Frequency-to-Digital Converter CMOS Based Temperature Sensor in 65 nm Process
  64. Altmetric Badge
    Chapter 63 Design & Development of High Speed LVDS Receiver with Cold-Spare Feature in SCL’s 0.18 µm CMOS Process
  65. Altmetric Badge
    Chapter 64 Fast FPGA Placement Using Analytical Optimization
  66. Altmetric Badge
    Chapter 65 A Dependability Preserving Fluid-Level Synthesis for Reconfigurable Droplet-Based Microfluidic Biochips
  67. Altmetric Badge
    Chapter 66 Splitting and Transport of a Droplet with No External Actuation Force for Lab on Chip Devices
  68. Altmetric Badge
    Chapter 67 Analytical Partitioning: Improvement over FM
  69. Altmetric Badge
    Chapter 68 A Lifting Instruction for Performing DWT in LEON3 Processor Based System-on-Chip
  70. Altmetric Badge
    Chapter 69 Droplet Position Estimator for Open EWOD System Using Open Source Computer Vision
  71. Altmetric Badge
    Chapter 70 Design and Implementation of Mixed Parallel and Dataflow Architecture for Intra-prediction Hardware in HEVC Decoder
  72. Altmetric Badge
    Chapter 71 A Formal Perspective on Effective Post-silicon Debug and Trace Signal Selection
  73. Altmetric Badge
    Chapter 72 Translation Validation of Loop Invariant Code Optimizations Involving False Computations
  74. Altmetric Badge
    Chapter 73 A Framework for Automated Feature Based Mixed-Signal Equivalence Checking
  75. Altmetric Badge
    Chapter 74 xMAS Based Accurate Modeling and Progress Verification of NoCs
  76. Altmetric Badge
    Chapter 75 Faulty TSVs Identification in 3D IC Using Pre-bond Testing
Overall attention for this book and its chapters
Altmetric Badge

Readers on

mendeley
3 Mendeley
You are seeing a free-to-access but limited selection of the activity Altmetric has collected about this research output. Click here to find out more.
Title
VLSI Design and Test
Published by
Springer Singapore, December 2017
DOI 10.1007/978-981-10-7470-7
ISBNs
978-9-81-107469-1, 978-9-81-107470-7
Editors

Kaushik, Brajesh Kumar, Dasgupta, Sudeb, Singh, Virendra

Mendeley readers

Mendeley readers

The data shown below were compiled from readership statistics for 3 Mendeley readers of this research output. Click here to see the associated Mendeley record.

Geographical breakdown

Country Count As %
Unknown 3 100%

Demographic breakdown

Readers by professional status Count As %
Student > Ph. D. Student 1 33%
Student > Master 1 33%
Unknown 1 33%
Readers by discipline Count As %
Energy 1 33%
Engineering 1 33%
Unknown 1 33%