BIST-Assisted Tuning Scheme for Minimizing IO-Channel Power of TSV-Based 3D DRAMs

Overview of attention for article published in this source, November 2014

Altmetric Badge

Mentioned by

patent: 1 patent

Readers on

mendeley: 3 Mendeley

So far, Altmetric has seen 1 patent that references this research output.

Memory test system and test method thereof

Application CN-113450865-A

China

This page shows the most recent patents that mention this research output. Click here to find out how to access more activity.