Modern FPGA constrained placement

Overview of attention for article published in this source, January 2005

Altmetric Badge

Mentioned by

patent: 2 patents

Readers on

mendeley: 2 Mendeley

So far, Altmetric has seen 2 patents that reference this research output.

Simultaneous switching output noise estimation and reduction systems and methods

Grant US-7895555-B1

United States of America

Input/output placement systems and methods to reduce simultaneous switching output noise

Grant US-7788620-B1

United States of America

This page shows the most recent patents that mention this research output. Click here to find out how to access more activity.