Method and apparatus for physical implementation of a power optimized circuit design Grant US-7840918-B1 United States of America 23 Nov 2010
Method of modeling and employing the CMOS gate slew and output load dependent pin… Grant US-7788617-B2 United States of America 31 Aug 2010