Small delay testing for TSVs in 3-D ICs

Overview of attention for article published in this source, June 2012

Altmetric Badge

Mentioned by

patent: 4 patents

Readers on

mendeley: 23 Mendeley

So far, Altmetric has seen 4 patents that reference this research output.

Delay measurement circuit and measuring method thereof

Grant US-10209298-B2

United States of America

Circuit and method for monolithic stacked integrated circuit testing

Grant US-9599670-B2

United States of America

Test architecture for characterizing interconnects in stacked designs

Grant US-9335376-B2

United States of America

Circuit And Method For Monolithic Stacked Integrated Circuit Testing

Application US-20150077147-A1

United States of America

This page shows the most recent patents that mention this research output. Click here to find out how to access more activity.