A Test Integration Methodology for 3D Integrated Circuits

Overview of attention for article published in this source, December 2010

Altmetric Badge

Mentioned by

patent: 5 patents

Readers on

mendeley: 10 Mendeley

So far, Altmetric has seen 5 patents that reference this research output.

Interposer circuit

Grant US-12352814-B2

United States of America

Interposer circuit

Grant US-11835581-B2

United States of America

IEEE 1149.1 interposer apparatus

Grant US-11585851-B2

United States of America

IEEE 1149.1 INTERPOSER METHOD AND APPARATUS

Application US-20220018900-A1

United States of America

This page shows the most recent patents that mention this research output. Click here to find out how to access more activity, including 1 additional patents.