An Effective and Efficient Framework for Clock Latency Range Aware Clock Network Synthesis

Overview of attention for article published in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, July 2011