↓ Skip to main content

High Performance Dual-Gate ISFET with Non-Ideal Effect Reduction Schemes in a SOI-CMOS Bioelectrical SoC

Overview of attention for article published in this source, December 2015