SDRAM Delay Fault Modeling and Performance Testing

Overview of attention for article published in 1999 17TH IEEE VLSI Test Symposium, May 2007

Altmetric Badge

About this Attention Score

Among the highest-scoring outputs from this source (#47 of 224)

Mentioned by

patent: 2 patents

Readers on

mendeley: 4 Mendeley

So far, Altmetric has seen 2 patents that reference this research output.

Memory device supporting rank-level parallelism and memory system including the same

Grant US-11113211-B2

United States of America

Timing esimation method and simulator

Grant US-10896276-B2

United States of America

This page shows the most recent patents that mention this research output. Click here to find out how to access more activity.