Efficient Cell-Aware Fault Modeling by Switch-Level Test Generation

Overview of attention for article published in this source, November 2016

Altmetric Badge

Mentioned by

patent: 1 patent

Readers on

mendeley: 2 Mendeley

So far, Altmetric has seen 1 patent that references this research output.

Library cell modeling for transistor-level test pattern generation

Grant US-11635462-B2

United States of America

This page shows the most recent patents that mention this research output. Click here to find out how to access more activity.