↓ Skip to main content
What is this page? Embed badge

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation

Overview of attention for book
Cover of 'Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation'

Table of Contents

  1. Altmetric Badge
    Book Overview
  2. Altmetric Badge
    Chapter 1 Robust Low Power Embedded SRAM Design: From System to Memory Cell
  3. Altmetric Badge
    Chapter 2 Variability in Advanced Nanometer Technologies: Challenges and Solutions
  4. Altmetric Badge
    Chapter 3 Subthreshold Circuit Design for Ultra-Low-Power Applications
  5. Altmetric Badge
    Chapter 4 SystemC AMS Extensions: New Language – New Methods – New Applications
  6. Altmetric Badge
    Chapter 5 Process Variation Aware Performance Analysis of Asynchronous Circuits Considering Spatial Correlation
  7. Altmetric Badge
    Chapter 6 Interpreting SSTA Results with Correlation
  8. Altmetric Badge
    Chapter 7 Residue Arithmetic for Variation-Tolerant Design of Multiply-Add Units
  9. Altmetric Badge
    Chapter 8 Exponent Monte Carlo for Quick Statistical Circuit Simulation
  10. Altmetric Badge
    Chapter 9 Clock Repeater Characterization for Jitter-Aware Clock Tree Synthesis
  11. Altmetric Badge
    Chapter 10 A Hardware Implementation of the User-Centric Display Energy Management
  12. Altmetric Badge
    Chapter 11 On-chip Thermal Modeling Based on SPICE Simulation
  13. Altmetric Badge
    Chapter 12 Switching Noise Optimization in the Wake-Up Phase of Leakage-Aware Power Gating Structures
  14. Altmetric Badge
    Chapter 13 Application-Specific Temperature Reduction Systematic Methodology for 2D and 3D Networks-on-Chip
  15. Altmetric Badge
    Chapter 14 Data-Driven Clock Gating for Digital Filters
  16. Altmetric Badge
    Chapter 15 Power Management and Its Impact on Power Supply Noise
  17. Altmetric Badge
    Chapter 16 Assertive Dynamic Power Management (AsDPM) Strategy for Globally Scheduled RT Multiprocessor Systems
  18. Altmetric Badge
    Chapter 17 Design Optimization of Low-Power 90nm CMOS SOC Application Using 0.5V Bulk PMOS Dynamic-Threshold with Dual Threshold (MTCMOS): BP-DTMOS-DT Technique
  19. Altmetric Badge
    Chapter 18 Crosstalk in High-Performance Asynchronous Designs
  20. Altmetric Badge
    Chapter 19 Modeling and Reducing EMI in GALS and Synchronous Systems
  21. Altmetric Badge
    Chapter 20 Low-Power Dual-Edge Triggered State Retention Scan Flip-Flop
  22. Altmetric Badge
    Chapter 21 Multi-granularity NoC Simulation Framework for Early Phase Exploration of SDR Hardware Platforms
  23. Altmetric Badge
    Chapter 22 Dynamic Data Type Optimization and Memory Assignment Methodologies
  24. Altmetric Badge
    Chapter 23 Accelerating Embedded Software Power Profiling Using Run-Time Power Emulation
  25. Altmetric Badge
    Chapter 24 Write Invalidation Analysis in Chip Multiprocessors
  26. Altmetric Badge
    Chapter 25 Practical Design Space Exploration of an H264 Decoder for Handheld Devices Using a Virtual Platform
  27. Altmetric Badge
    Chapter 26 BSAA: A Switching Activity Analysis and Visualisation Tool for SoC Power Optimisation
  28. Altmetric Badge
    Chapter 27 Reducing Timing Overhead in Simultaneously Clock-Gated and Power-Gated Designs by Placement-Aware Clustering
  29. Altmetric Badge
    Chapter 28 Low Energy Voltage Dithering in Dual V DD Circuits
  30. Altmetric Badge
    Chapter 29 Product On-Chip Process Compensation for Low Power and Yield Enhancement
  31. Altmetric Badge
    Chapter 30 Low-Power Soft Error Hardened Latch
  32. Altmetric Badge
    Chapter 31 Digital Timing Slack Monitors and Their Specific Insertion Flow for Adaptive Compensation of Variabilities
  33. Altmetric Badge
    Chapter 32 Quasi-Delay-Insensitive Computing Device: Methodological Aspects and Practical Implementation
  34. Altmetric Badge
    Chapter 33 The Magic Rule of Tiles: Virtual Delay Insensitivity
  35. Altmetric Badge
    Chapter 34 Analysis of Power Consumption Using a New Methodology for the Capacitance Modeling of Complex Logic Gates
  36. Altmetric Badge
    Chapter 35 A New Methodology for Power-Aware Transistor Sizing: Free Power Recovery (FPR)
  37. Altmetric Badge
    Chapter 36 Routing Resistance Influence in Loading Effect on Leakage Analysis
  38. Altmetric Badge
    Chapter 37 Processor Customization for Software Implementation of the AES Algorithm for Wireless Sensor Networks
  39. Altmetric Badge
    Chapter 38 An On-Chip Multi-mode Buck DC-DC Converter for Fine-Grain DVS on a Multi-power Domain SoC Using a 65-nm Standard CMOS Logic Process
  40. Altmetric Badge
    Chapter 39 Energy Dissipation Reduction of a Cardiac Event Detector in the Sub-V t Domain By Architectural Folding
  41. Altmetric Badge
    Chapter 40 A New Optimized High-Speed Low-Power Data-Driven Dynamic (D3L) 32-Bit Kogge-Stone Adder
Attention for Chapter 29: Product On-Chip Process Compensation for Low Power and Yield Enhancement
Altmetric Badge

Mentioned by

news
1 news outlet
patent
1 patent

Readers on

mendeley
1 Mendeley
So far, Altmetric has seen 1 news story.
This page shows the most recent news stories that mention this research output. Click here to find out how to access more activity.