Techniques for minimizing power dissipation in scan and combinational circuits during test application

Overview of attention for article published in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, January 1998