↓ Skip to main content

A timing-driven soft-macro placement and resynthesis method in interaction with chip floorplanning

Overview of attention for article published in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, April 1999