↓ Skip to main content

On Automatic-Verification Pattern Generation for SoC with Port-Order Fault Model

Overview of attention for article published in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, April 2002
Altmetric Badge

About this Attention Score

  • Above-average Attention Score compared to outputs of the same age (63rd percentile)
  • High Attention Score compared to outputs of the same age and source (87th percentile)

Mentioned by

patent
2 patents

Readers on

mendeley
6 Mendeley