Combining logic minimization and folding for PLAs

Overview of attention for article published in IEEE Transactions on Computers, June 1991

Altmetric Badge

Mentioned by

patent: 2 patents

Readers on

mendeley: 3 Mendeley

So far, Altmetric has seen 2 patents that reference this research output.

Graph partitioning engine based on programmable gate arrays

Grant US-5761077-A

United States of America

Logic synthesis for logic array modules

Grant US-5754824-A

United States of America

This page shows the most recent patents that mention this research output. Click here to find out how to access more activity.