Exploiting communication complexity for multilevel logic synthesis

Overview of attention for article published in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, January 1990

Altmetric Badge

Mentioned by

patent: 1 patent

Readers on

mendeley: 5 Mendeley

So far, Altmetric has seen 1 patent that references this research output.

Method and apparatus for automatic post-layout optimization of an integrated circuit

Grant US-5825661-A

United States of America

This page shows the most recent patents that mention this research output. Click here to find out how to access more activity.