Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits

Overview of attention for article published in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, January 1995