↓ Skip to main content

High defect coverage with low-power test sequences in a BIST environment

Overview of attention for article published in IEEE Design & Test of Computers, September 2002