↓ Skip to main content

Performance evaluation and design trade-offs for network-on-chip interconnect architectures

Overview of attention for article published in IEEE Transactions on Computers, August 2005