Instruction Buffering for Nested Loops in Low-Power Design

Overview of attention for article published in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, July 2006

Altmetric Badge

Mentioned by

patent: 3 patents

Readers on

mendeley: 4 Mendeley

So far, Altmetric has seen 3 patents that reference this research output.

Methods, apparatus, and processors for packing multiple iterations of loop in a loop…

Grant US-9753733-B2

United States of America

Loop buffer learning

Grant US-9557999-B2

United States of America

Early loop buffer mode entry upon number of mispredictions of exit condition exceeding…

Grant US-9471322-B2

United States of America

This page shows the most recent patents that mention this research output. Click here to find out how to access more activity.