Concurrent timing-driven topology construction and buffering for VLSI routing Grant US-9552454-B2 United States of America 24 Jan 2017