A High-Density MTP Cell with Contact Coupling Gates by Pure CMOS Logic Process

Overview of attention for article published in IEEE Electron Device Letters, August 2011

Altmetric Badge

About this Attention Score

Average Attention Score compared to outputs of the same age

Mentioned by

patent: 1 patent

So far, Altmetric has seen 1 patent that references this research output.

Embedded non-volatile memory with single polysilicon layer memory cells erasable through…

Grant US-10468425-B2

United States of America

This page shows the most recent patents that mention this research output. Click here to find out how to access more activity.