↓ Skip to main content
What is this page? Embed badge

VLSI-SoC: System-on-Chip in the Nanoscale Era – Design, Verification and Reliability

Overview of attention for book
Cover of 'VLSI-SoC: System-on-Chip in the Nanoscale Era – Design, Verification and Reliability'

Table of Contents

  1. Altmetric Badge
    Book Overview
  2. Altmetric Badge
    Chapter 1 Enabling Internet-of-Things with Opportunities Brought by Emerging Devices, Circuits and Architectures
  3. Altmetric Badge
    Chapter 2 Logic with Unipolar Memristors – Circuits and Design Methodology
  4. Altmetric Badge
    Chapter 3 Robust Hybrid TFET-MOSFET Circuits in Presence of Process Variations and Soft Errors
  5. Altmetric Badge
    Chapter 4 Logic Synthesis for Silicon and Beyond-Silicon Multi-gate Pass-Logic Circuits
  6. Altmetric Badge
    Chapter 5 Digital Hardware Design Based on Metamodels and Model Transformations
  7. Altmetric Badge
    Chapter 6 Improving the Efficiency of Formal Verification: The Case of Clock-Domain Crossings
  8. Altmetric Badge
    Chapter 7 Improving Stress Quality for SoC Using Faster-than-At-Speed Execution of Functional Programs
  9. Altmetric Badge
    Chapter 8 Beyond Ideal DVFS Through Ultra-Fine Grain Vdd-Hopping
  10. Altmetric Badge
    Chapter 9 Earth Mover’s Distance as a Comparison Metric for Analog Behavior
  11. Altmetric Badge
    Chapter 10 Approximate Matrix Inversion for Linear Pre-coders in Massive MIMO
  12. Altmetric Badge
    Chapter 11 A Novel Hardware-Oriented Stereo Matching Algorithm and Its Architecture Design in FPGA
Attention for Chapter 6: Improving the Efficiency of Formal Verification: The Case of Clock-Domain Crossings
Altmetric Badge

Citations

dimensions_citation
2 Dimensions

Readers on

mendeley
1 Mendeley
Summary Dimensions citations
You are seeing a free-to-access but limited selection of the activity Altmetric has collected about this research output. Click here to find out more.
Chapter title
Improving the Efficiency of Formal Verification: The Case of Clock-Domain Crossings
Chapter number 6
Book title
VLSI-SoC: System-on-Chip in the Nanoscale Era – Design, Verification and Reliability
Published by
Springer, Cham, September 2016
DOI 10.1007/978-3-319-67104-8_6
Book ISBNs
978-3-31-967103-1, 978-3-31-967104-8
Authors

Guillaume Plassan, Hans-Jörg Peter, Katell Morin-Allory, Shaker Sarwary, Dominique Borrione

View on publisher site
Mendeley readers

Mendeley readers

The data shown below were compiled from readership statistics for 1 Mendeley reader of this research output. Click here to see the associated Mendeley record.

Geographical breakdown

Country Count As %
Unknown 1 100%

Demographic breakdown

Readers by professional status Count As %
Other 1 100%
Readers by discipline Count As %
Arts and Humanities 1 100%

This page is provided by Altmetric.