Catalan
Catalan
Japanese
Persian
VLSI-Design of Non-Volatile Memories
Overview of attention for book
Table of Contents
-
Altmetric BadgeBook Overview
-
Altmetric BadgeChapter 1 Non-Volatile Memory Design
-
Altmetric BadgeChapter 2 Process Aspects
-
Altmetric BadgeChapter 3 The MOSFET Transistor and the Memory Cell
-
Altmetric BadgeChapter 4 Passive Components
-
Altmetric BadgeChapter 5 Fundamental Circuit Blocks
-
Altmetric BadgeChapter 6 Layout
-
Altmetric BadgeChapter 7 The Organization of the Memory Array
-
Altmetric BadgeChapter 8 The Input Buffer
-
Altmetric BadgeChapter 9 Decoders
-
Altmetric BadgeChapter 10 Boost
-
Altmetric BadgeChapter 11 Synchronization Circuits
-
Altmetric BadgeChapter 12 Reading Circuits
-
Altmetric BadgeChapter 13 Multilevel Read
-
Altmetric BadgeChapter 14 Program and Erase Algorithms
-
Altmetric BadgeChapter 15 Circuits Used in Program and Erase Operations
-
Altmetric BadgeChapter 16 High-Voltage Management System
-
Altmetric BadgeChapter 17 Program and Erase Controller
-
Altmetric BadgeChapter 18 Redundancy and Error Correction Codes
-
Altmetric BadgeChapter 19 The Output Buffer
-
Altmetric BadgeChapter 20 Test Modes
-
Altmetric BadgeChapter 21 ESD & Latch-Up
-
Altmetric BadgeChapter 22 From Specification Analysis to Floorplan Definition
-
Altmetric BadgeChapter 23 Photo Album