Philippe Maurine, Nadine Azemard, Daniel Auvergne. Gate Sizing for Low Power Design. SOC Design Methodologies, Kluwer Academic Publishers, pp.301-312, 2002, IFIP TC10 / WG10.5 Eleventh International Conference on Very Large Scale Integration of Systems-on
HAL Archives-Ouvertes,
Philippe Maurine, Nadine Azemard, Daniel Auvergne. Gate Sizing for Low Power Design.