You are seeing a free-to-access but limited selection of the activity Altmetric has collected about this research output. Click here to find out more.
Delay Constrained Register Transfer Level Dynamic Power Estimation
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
Springer, Berlin, Heidelberg, September 2006
Sriram Sambamurthy, Jacob A. Abraham, Raghuram S. Tupuri