You are seeing a free-to-access but limited selection of the activity Altmetric has collected about this research output. Click here to find out more.
Gate-Level Dual-Threshold Static Power Optimization Methodology (GDSPOM) Using Path-Based Static Timing Analysis (STA) Technique
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
Springer, Berlin, Heidelberg, September 2006
B. Chung, J. B. Kuo