You are seeing a free-to-access but limited selection of the activity Altmetric has collected about this research output. Click here to find out more.
Modeling of Crosstalk Fault in Defective Interconnects
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
Springer, Berlin, Heidelberg, September 2006
Ajoy K. Palit, Kishore K. Duganapalli, Walter Anheier