Method and system for determining critical area for circuit layouts Grant US-6317859-B1 United States of America 13 Nov 2001
Method and system for determining critical area for circuit layouts using voronoi diagrams Grant US-6178539-B1 United States of America 23 Jan 2001