You are seeing a free-to-access but limited selection of the activity Altmetric has collected about this research output.
Click here to find out more.
Mendeley readers
| Chapter title |
Timing Closure
|
|---|---|
| Chapter number | 14 |
| Book title |
Designing with Xilinx® FPGAs
|
| Published by |
Springer, Cham, January 2017
|
| DOI | 10.1007/978-3-319-42438-5_14 |
| Book ISBNs |
978-3-31-942437-8, 978-3-31-942438-5
|
| Authors |
Srinivasan Dasasathyan |
Mendeley readers
The data shown below were compiled from readership statistics for 12 Mendeley readers of this research output. Click here to see the associated Mendeley record.
Geographical breakdown
| Country | Count | As % |
|---|---|---|
| Unknown | 12 | 100% |
Demographic breakdown
| Readers by professional status | Count | As % |
|---|---|---|
| Student > Ph. D. Student | 6 | 50% |
| Student > Master | 2 | 17% |
| Researcher | 2 | 17% |
| Student > Bachelor | 1 | 8% |
| Unknown | 1 | 8% |
| Readers by discipline | Count | As % |
|---|---|---|
| Computer Science | 7 | 58% |
| Engineering | 3 | 25% |
| Physics and Astronomy | 1 | 8% |
| Unknown | 1 | 8% |