↓ Skip to main content
What is this page? Embed badge

Formal Semantics and Proof Techniques for Optimizing VHDL Models

Overview of attention for book
Cover of 'Formal Semantics and Proof Techniques for Optimizing VHDL Models'

Table of Contents

  1. Altmetric Badge
    Book Overview
  2. Altmetric Badge
    Chapter 1 Introduction
  3. Altmetric Badge
    Chapter 2 Related Work
  4. Altmetric Badge
    Chapter 3 The Static Model
  5. Altmetric Badge
    Chapter 4 A Well-Formed VHDL Model
  6. Altmetric Badge
    Chapter 5 The Reduction Algebra
  7. Altmetric Badge
    Chapter 6 Completeness of the Reduced Form
  8. Altmetric Badge
    Chapter 7 Interval Temporal Logic
  9. Altmetric Badge
    Chapter 8 The Dynamic Model
  10. Altmetric Badge
    Chapter 9 Applications of the Dynamic Model
  11. Altmetric Badge
    Chapter 10 A Framework for Proving Equivalences using PVS
  12. Altmetric Badge
    Chapter 11 Conclusions
Attention for Chapter 10: A Framework for Proving Equivalences using PVS
Altmetric Badge

Citations

dimensions_citation
3 Dimensions
Summary Dimensions citations
So far, Dimensions has found 3 publications that cite this research output.

3

The most recent citing publications are shown below. View all 3 publications that cite this research output on Dimensions.

This page shows the most recent citations of this research output.

Click here to find out how to access more activity.

This page is provided by Altmetric.