↓ Skip to main content

Hardware Specification, Verification and Synthesis: Mathematical Aspects

Overview of attention for book
Cover of 'Hardware Specification, Verification and Synthesis: Mathematical Aspects'

Table of Contents

  1. Altmetric Badge
    Book Overview
  2. Altmetric Badge
    Chapter 20 Design for verifiability
  3. Altmetric Badge
    Chapter 21 Verification of synchronous circuits by symbolic logic simulation
  4. Altmetric Badge
    Chapter 22 Constraints, abstraction, and verification
  5. Altmetric Badge
    Chapter 23 Formalising the design of an SECD chip
  6. Altmetric Badge
    Chapter 24 Reasoning about state machines in higher-order logic
  7. Altmetric Badge
    Chapter 25 A mechanically derived systolic implementation of pyramid initialization
  8. Altmetric Badge
    Chapter 26 Behavior-preserving transformations for high-level synthesis
  9. Altmetric Badge
    Chapter 27 From programs to transistors: Verifying hardware synthesis tools
  10. Altmetric Badge
    Chapter 28 Combining engineering vigor with mathematical rigor
  11. Altmetric Badge
    Chapter 29 Totally verified systems: Linking verified software to verified hardware
  12. Altmetric Badge
    Chapter 30 What's in a timing discipline? Considerations in the specification and synthesis of systems with interacting asynchronous and synchronous components
  13. Altmetric Badge
    Chapter 31 Complete trace structures
  14. Altmetric Badge
    Chapter 32 The design of a delay-insensitive microprocessor: An example of circuit synthesis by program transformation
  15. Altmetric Badge
    Chapter 33 Manipulating logical organization with system factorizations
  16. Altmetric Badge
    Chapter 34 The verification of a bit-slice ALU
  17. Altmetric Badge
    Chapter 35 Verification of a pipelined microprocessor using clio
  18. Altmetric Badge
    Chapter 36 Verification of combinational logic in Nuprl
  19. Altmetric Badge
    Chapter 37 Veritas+: A specification language based on type theory
  20. Altmetric Badge
    Chapter 38 Categories for the working hardware designer
Attention for Chapter 36: Verification of combinational logic in Nuprl
Altmetric Badge

Readers on

mendeley
6 Mendeley
You are seeing a free-to-access but limited selection of the activity Altmetric has collected about this research output. Click here to find out more.
Chapter title
Verification of combinational logic in Nuprl
Chapter number 36
Book title
Hardware Specification, Verification and Synthesis: Mathematical Aspects
Published in
Lecture notes in computer science, May 2005
DOI 10.1007/0-387-97226-9_36
Book ISBNs
978-0-387-97226-8, 978-0-387-34801-8
Authors

David A. Basin, Peter Del Vecchio

Mendeley readers

Mendeley readers

The data shown below were compiled from readership statistics for 6 Mendeley readers of this research output. Click here to see the associated Mendeley record.

Geographical breakdown

Country Count As %
United Kingdom 1 17%
Unknown 5 83%

Demographic breakdown

Readers by professional status Count As %
Professor 2 33%
Professor > Associate Professor 2 33%
Student > Ph. D. Student 1 17%
Student > Master 1 17%
Readers by discipline Count As %
Computer Science 3 50%
Mathematics 1 17%
Engineering 1 17%
Unknown 1 17%