↓ Skip to main content

Advanced Parallel Processing Technologies

Overview of attention for book
Cover of 'Advanced Parallel Processing Technologies'

Table of Contents

  1. Altmetric Badge
    Book Overview
  2. Altmetric Badge
    Chapter 1 A Fast Scheme to Investigate Thermal-Aware Scheduling Policy for Multicore Processors
  3. Altmetric Badge
    Chapter 2 Dealing with Traffic-Area Trade-Off in Direct Coherence Protocols for Many-Core CMPs
  4. Altmetric Badge
    Chapter 3 An Efficient Lightweight Shared Cache Design for Chip Multiprocessors
  5. Altmetric Badge
    Chapter 4 A Novel Cache Organization for Tiled Chip Multiprocessor
  6. Altmetric Badge
    Chapter 5 A Performance Model for Run-Time Reconfigurable Hardware Accelerator
  7. Altmetric Badge
    Chapter 6 SPMTM: A Novel ScratchPad Memory Based Hybrid Nested Transactional Memory Framework
  8. Altmetric Badge
    Chapter 7 Implementation of Rotation Invariant Multi-View Face Detection on FPGA
  9. Altmetric Badge
    Chapter 8 The Design and Evaluation of a Selective Way Based Trace Cache
  10. Altmetric Badge
    Chapter 9 A Fine-Grained Pipelined Implementation for Large-Scale Matrix Inversion on FPGA
  11. Altmetric Badge
    Chapter 10 L1 Collective Cache: Managing Shared Data for Chip Multiprocessors
  12. Altmetric Badge
    Chapter 11 Efficient Multiplication of Polynomials on Graphics Hardware
  13. Altmetric Badge
    Chapter 12 Performance Optimization Strategies of High Performance Computing on GPU
  14. Altmetric Badge
    Chapter 13 A Practical Approach of Curved Ray Prestack Kirchhoff Time Migration on GPGPU
  15. Altmetric Badge
    Chapter 14 GCSim: A GPU-Based Trace-Driven Simulator for Multi-level Cache
  16. Altmetric Badge
    Chapter 15 A Hybrid Parallel Signature Matching Model for Network Security Applications Using SIMD GPU
  17. Altmetric Badge
    Chapter 16 HPVZ: A High Performance Virtual Computing Environment for Super Computers
  18. Altmetric Badge
    Chapter 17 High Performance Support of Lustre over Customized HSNI for HPC
  19. Altmetric Badge
    Chapter 18 ViroLab Security and Virtual Organization Infrastructure
  20. Altmetric Badge
    Chapter 19 E2EDSM: An Edge-to-Edge Data Service Model for Mass Streaming Media Transmission
  21. Altmetric Badge
    Chapter 20 Iso-Level CAFT: How to Tackle the Combination of Communication Overhead Reduction and Fault Tolerance Scheduling
  22. Altmetric Badge
    Chapter 21 MaGate Simulator: A Simulation Environment for a Decentralized Grid Scheduler
  23. Altmetric Badge
    Chapter 22 A Distributed Shared Memory Architecture for Occasionally Connected Mobile Environments
  24. Altmetric Badge
    Chapter 23 Time-Adaptive Vertical Handoff Triggering Methods for Heterogeneous Systems
  25. Altmetric Badge
    Chapter 24 Energy-Saving Topology Control for Heterogeneous Ad Hoc Networks
  26. Altmetric Badge
    Chapter 25 Computational Performance of a Parallelized Three-Dimensional High-Order Spectral Element Toolbox
  27. Altmetric Badge
    Chapter 26 Research on Evaluation of Parallelization on an Embedded Multicore Platform
  28. Altmetric Badge
    Chapter 27 MapReduce-Based Pattern Finding Algorithm Applied in Motif Detection for Prescription Compatibility Network
  29. Altmetric Badge
    Chapter 28 Parallelization of the LEMan Code with MPI and OpenMP
  30. Altmetric Badge
    Chapter 29 The Recursive Dual-Net and Its Applications
  31. Altmetric Badge
    Chapter 30 Parallelization Strategies for Mixed Regular-Irregular Applications on Multicore-Systems
  32. Altmetric Badge
    Chapter 31 Performance Improvement of Multimedia Kernels by Alleviating Overhead Instructions on SIMD Devices
  33. Altmetric Badge
    Chapter 32 Large Matrix Multiplication on a Novel Heterogeneous Parallel DSP Architecture
  34. Altmetric Badge
    Chapter 33 Implementing Fast Packet Filters by Software Pipelining on x86 Processors
  35. Altmetric Badge
    Chapter 34 OSL: Optimized Bulk Synchronous Parallel Skeletons on Distributed Arrays
  36. Altmetric Badge
    Chapter 35 Evaluating SPLASH-2 Applications Using MapReduce
  37. Altmetric Badge
    Chapter 36 MPTD: A Scalable and Flexible Performance Prediction Framework for Parallel Systems
Attention for Chapter 5: A Performance Model for Run-Time Reconfigurable Hardware Accelerator
Altmetric Badge

Readers on

mendeley
5 Mendeley
You are seeing a free-to-access but limited selection of the activity Altmetric has collected about this research output. Click here to find out more.
Chapter title
A Performance Model for Run-Time Reconfigurable Hardware Accelerator
Chapter number 5
Book title
Advanced Parallel Processing Technologies
Published in
ADS, August 2009
DOI 10.1007/978-3-642-03644-6_5
Book ISBNs
978-3-64-203643-9, 978-3-64-203644-6
Authors

Gang Wang, Du Chen, Jian Chen, Jianliang Ma, Tianzhou Chen, Wang, Gang, Chen, Du, Chen, Jian, Ma, Jianliang, Chen, Tianzhou

Mendeley readers

Mendeley readers

The data shown below were compiled from readership statistics for 5 Mendeley readers of this research output. Click here to see the associated Mendeley record.

Geographical breakdown

Country Count As %
Unknown 5 100%

Demographic breakdown

Readers by professional status Count As %
Student > Ph. D. Student 2 40%
Other 1 20%
Unknown 2 40%
Readers by discipline Count As %
Computer Science 1 20%
Engineering 1 20%
Unknown 3 60%