You are seeing a free-to-access but limited selection of the activity Altmetric has collected about this research output.
Click here to find out more.
Mendeley readers
Chapter title |
Delay and Power Expressions for a CMOS Inverter Driving a Resistive-Capacitive Load
|
---|---|
Chapter number | 3 |
Book title |
Analog Design Issues in Digital VLSI Circuits and Systems
|
Published by |
Springer, Boston, MA, January 1997
|
DOI | 10.1007/978-1-4615-6101-9_3 |
Book ISBNs |
978-1-4613-7795-5, 978-1-4615-6101-9
|
Authors |
Victor Adler, Eby G. Friedman |
Mendeley readers
The data shown below were compiled from readership statistics for 17 Mendeley readers of this research output. Click here to see the associated Mendeley record.
Geographical breakdown
Country | Count | As % |
---|---|---|
Mexico | 1 | 6% |
Singapore | 1 | 6% |
Switzerland | 1 | 6% |
Unknown | 14 | 82% |
Demographic breakdown
Readers by professional status | Count | As % |
---|---|---|
Student > Ph. D. Student | 7 | 41% |
Student > Master | 2 | 12% |
Student > Doctoral Student | 1 | 6% |
Researcher | 1 | 6% |
Unknown | 6 | 35% |
Readers by discipline | Count | As % |
---|---|---|
Engineering | 9 | 53% |
Computer Science | 1 | 6% |
Unknown | 7 | 41% |