↓ Skip to main content
What is this page? Embed badge

The Verilog® Hardware Description Language

Overview of attention for book
Cover of 'The Verilog® Hardware Description Language'

Table of Contents

  1. Altmetric Badge
    Book Overview
  2. Altmetric Badge
    Chapter 1 Verilog – A Tutorial Introduction
  3. Altmetric Badge
    Chapter 2 Logic Synthesis
  4. Altmetric Badge
    Chapter 3 Behavioral Modeling
  5. Altmetric Badge
    Chapter 4 Concurrent Processes
  6. Altmetric Badge
    Chapter 5 Module Hierarchy
  7. Altmetric Badge
    Chapter 6 Logic Level Modeling
  8. Altmetric Badge
    Chapter 7 Cycle-Accurate Specification
  9. Altmetric Badge
    Chapter 8 Advanced Timing
  10. Altmetric Badge
    Chapter 9 User-Defined Primitives
  11. Altmetric Badge
    Chapter 10 Switch Level Modeling
  12. Altmetric Badge
    Chapter 11 Projects
Attention for Chapter 3: Behavioral Modeling
Altmetric Badge

Citations

dimensions_citation
5 Dimensions

Readers on

mendeley
1 Mendeley
Summary Dimensions citations
So far, Dimensions has found 5 publications that cite this research output.

5

The most recent citing publications are shown below. View all 5 publications that cite this research output on Dimensions.

This page shows the most recent citations of this research output.

Click here to find out how to access more activity.

This page is provided by Altmetric.