↓ Skip to main content
What is this page? Embed badge

Digital System Test and Testable Design

Overview of attention for book
Cover of 'Digital System Test and Testable Design'

Table of Contents

  1. Altmetric Badge
    Book Overview
  2. Altmetric Badge
    Chapter 1 Basics of Test and Role of HDLs
  3. Altmetric Badge
    Chapter 2 Verilog HDL for Design and Test
  4. Altmetric Badge
    Chapter 3 Fault and Defect Modeling
  5. Altmetric Badge
    Chapter 4 Fault Simulation Applications and Methods
  6. Altmetric Badge
    Chapter 5 Test Pattern Generation Methods and Algorithms
  7. Altmetric Badge
    Chapter 6 Deterministic Test Generation Algorithms
  8. Altmetric Badge
    Chapter 7 Design for Test by Means of Scan
  9. Altmetric Badge
    Chapter 8 Standard IEEE Test Access Methods
  10. Altmetric Badge
    Chapter 9 Logic Built-in Self-test
  11. Altmetric Badge
    Chapter 10 Test Compression
  12. Altmetric Badge
    Chapter 11 Memory Testing by Means of Memory BIST
Attention for Chapter 3: Fault and Defect Modeling
Altmetric Badge

Citations

dimensions_citation
50 Dimensions

Readers on

mendeley
1 Mendeley
Summary Dimensions citations
So far, Dimensions has found 50 publications that cite this research output.

50

The most recent citing publications are shown below. View all 50 publications that cite this research output on Dimensions.

This page shows the most recent citations of this research output.

Click here to find out how to access more activity.

This page is provided by Altmetric.