↓ Skip to main content
What is this page? Embed badge

Digital Logic Design Using Verilog

Overview of attention for book
Cover of 'Digital Logic Design Using Verilog'

Table of Contents

  1. Altmetric Badge
    Book Overview
  2. Altmetric Badge
    Chapter 1 Introduction
  3. Altmetric Badge
    Chapter 2 Combinational Logic Design (Part I)
  4. Altmetric Badge
    Chapter 3 Combinational Logic Design (Part II)
  5. Altmetric Badge
    Chapter 4 Combinational Design Guidelines
  6. Altmetric Badge
    Chapter 5 Sequential Logic Design
  7. Altmetric Badge
    Chapter 6 Sequential Design Guidelines
  8. Altmetric Badge
    Chapter 7 Complex Designs Using Verilog RTL
  9. Altmetric Badge
    Chapter 8 Finite State Machines
  10. Altmetric Badge
    Chapter 9 Simulation Concepts and PLD-Based Designs
  11. Altmetric Badge
    Chapter 10 ASIC RTL Synthesis
  12. Altmetric Badge
    Chapter 11 Static Timing Analysis
  13. Altmetric Badge
    Chapter 12 Constraining ASIC Design
  14. Altmetric Badge
    Chapter 13 Multiple Clock Domain Design
  15. Altmetric Badge
    Chapter 14 Low Power Design
  16. Altmetric Badge
    Chapter 15 System on Chip (SOC) Design
Attention for Chapter 4: Combinational Design Guidelines
Altmetric Badge

Citations

dimensions_citation
4 Dimensions
Summary Dimensions citations
So far, Dimensions has found 4 publications that cite this research output.

4

The most recent citing publications are shown below. View all 4 publications that cite this research output on Dimensions.

This page shows the most recent citations of this research output.

Click here to find out how to access more activity.

This page is provided by Altmetric.