↓ Skip to main content

SOC Design Methodologies

Overview of attention for book
Cover of 'SOC Design Methodologies'

Table of Contents

  1. Altmetric Badge
    Book Overview
  2. Altmetric Badge
    Chapter 1 Two ASIC for Low and Middle Levels of Real Time Image Processing
  3. Altmetric Badge
    Chapter 2 64 × 64 Pixels General Purpose Digital Vision Chip
  4. Altmetric Badge
    Chapter 3 A vision system on chip for industrial control
  5. Altmetric Badge
    Chapter 4 Fast Recursive Implementation of the Gaussian Filter
  6. Altmetric Badge
    Chapter 5 A Dynamically Reconfigurable Architecture for Low-Power Multimedia Terminals
  7. Altmetric Badge
    Chapter 6 Dynamically Reconfigurable Architectures for Digital Signal Processing Applications
  8. Altmetric Badge
    Chapter 7 Reconfigurable Architecture Using High Speed FPGA
  9. Altmetric Badge
    Chapter 8 Design Technology for Systems-on-Chip
  10. Altmetric Badge
    Chapter 9 Distributed Collaborative Design over Cave2 Framework
  11. Altmetric Badge
    Chapter 10 High Performance Java Hardware Engine and Software Kernel for Embedded Systems
  12. Altmetric Badge
    Chapter 11 An Object-Oriented Methodology for Modeling the Precise Behavior of Processor Architectures
  13. Altmetric Badge
    Chapter 12 Interconnect Capacitance Modelling in a VDSM CMOS Technology
  14. Altmetric Badge
    Chapter 13 Abstract Communication Model and Automatic Interface generation for IP integration in Hardware/Software Co-design
  15. Altmetric Badge
    Chapter 14 An Evolutionary Approach for Pareto-optimal Configurations in SOC Platforms
  16. Altmetric Badge
    Chapter 15 Design of a Branch-Based Carry-Select Adder IP Portable in 0.25 µ m Bulk and Silicon-On-Insulator CMOS Technologies
  17. Altmetric Badge
    Chapter 16 A Standardized Co-simulation Backbone
  18. Altmetric Badge
    Chapter 17 Automatic Code-Transformation and Architecture Refinement for Application-Specific Multiprocessor SoCs with Shared Memory
  19. Altmetric Badge
    Chapter 18 Modeling Power Dynamics for an Embedded DSP Processor Core
  20. Altmetric Badge
    Chapter 19 Power Consumption Model for the DSP OAK Processor
  21. Altmetric Badge
    Chapter 20 Integration of Robustness in the Design of a Cell
  22. Altmetric Badge
    Chapter 21 Impact of Technology Spreading on MEMS design Robustness
  23. Altmetric Badge
    Chapter 22 A New Efficient VLSI Architecture for Full Search Block Matching Motion Estimation
  24. Altmetric Badge
    Chapter 23 Design Considerations of a Low-Complexity, Low-Power Integer Turbo Decoder
  25. Altmetric Badge
    Chapter 24 Low-Voltage Embedded-RAM Technology: Present and Future
  26. Altmetric Badge
    Chapter 25 Low-Voltage 0.25 µ m CMOS Improved Power Adaptive Issue Queue For Embedded Microprocessors
  27. Altmetric Badge
    Chapter 26 Gate sizing for low power design
  28. Altmetric Badge
    Chapter 27 Modeling and design of asynchronous priority arbiters for on-chip communication systems
  29. Altmetric Badge
    Chapter 28 Feasible delay bound definition
  30. Altmetric Badge
    Chapter 29 CMOS Mixed-signal Circuits Design on a Digital Array Using Minimum Transistors
  31. Altmetric Badge
    Chapter 30 A VHDL-AMS Case Study
  32. Altmetric Badge
    Chapter 31 Speeding Up Verification of RTL Designs by Computing One-to-One Abstractions with Reduced Signal Widths
  33. Altmetric Badge
    Chapter 32 Functional Test Generation Using Constraint Logic Programming
  34. Altmetric Badge
    Chapter 33 An Industrial Approach to Core-Based System Chip Testing
  35. Altmetric Badge
    Chapter 34 Power-constrained Test Scheduling for SoCs under a “no session” scheme
  36. Altmetric Badge
    Chapter 35 Random Adjacent Sequences
  37. Altmetric Badge
    Chapter 36 On-chip generator of a saw-tooth test stimulus for ADC BIST
  38. Altmetric Badge
    Chapter 37 Built-in test of analog non-linear circuits in a SOC environment
  39. Altmetric Badge
    Chapter 38 Design of a Fast CMOS APS Imager for High Speed Laser Detections
  40. Altmetric Badge
    Chapter 39 Noise optimisation of a piezoresistive CMOS MEMS for magnetic field sensing
  41. Altmetric Badge
    Chapter 40 Erratum to: SOC Design Methodologies
Overall attention for this book and its chapters
Altmetric Badge

Mentioned by

news
1 news outlet

Citations

dimensions_citation
2 Dimensions

Readers on

mendeley
9 Mendeley
You are seeing a free-to-access but limited selection of the activity Altmetric has collected about this research output. Click here to find out more.
Title
SOC Design Methodologies
Published by
Springer US, March 2013
DOI 10.1007/978-0-387-35597-9
ISBNs
978-1-4757-6530-4, 978-0-387-35597-9
Editors

Robert, Michel, Rouzeyre, Bruno, Piguet, Christian, Flottes, Marie-Lise

Mendeley readers

The data shown below were compiled from readership statistics for 9 Mendeley readers of this research output. Click here to see the associated Mendeley record.

Geographical breakdown

Country Count As %
Unknown 9 100%

Demographic breakdown

Readers by professional status Count As %
Student > Master 2 22%
Student > Ph. D. Student 1 11%
Student > Doctoral Student 1 11%
Unspecified 1 11%
Unknown 4 44%
Readers by discipline Count As %
Computer Science 3 33%
Unspecified 1 11%
Engineering 1 11%
Unknown 4 44%