↓ Skip to main content
What is this page? Embed badge

System Level Design from HW/SW to Memory for Embedded Systems

Overview of attention for book
Cover of 'System Level Design from HW/SW to Memory for Embedded Systems'

Table of Contents

  1. Altmetric Badge
    Book Overview
  2. Altmetric Badge
    Chapter 1 Ontological User Modeling for Ambient Assisted Living Service Personalization
  3. Altmetric Badge
    Chapter 2 Multi-Agent Based Implementation of an Embedded Image Processing System in FPGA for Precision Agriculture Using UAVs
  4. Altmetric Badge
    Chapter 3 Combining Service-Oriented Computing with Embedded Systems - A Robotics Case Study
  5. Altmetric Badge
    Chapter 4 Integration of Robot Operating System and Ptolemy for Design of Real-Time Multi-robots Environments
  6. Altmetric Badge
    Chapter 5 Bit-Precise Formal Verification for SystemC Using Satisfiability Modulo Theories Solving
  7. Altmetric Badge
    Chapter 6 Timed Path Conditions in MATLAB/Simulink
  8. Altmetric Badge
    Chapter 7 Structural Contracts – Motivating Contracts to Ensure Extra-Functional Semantics
  9. Altmetric Badge
    Chapter 8 Combining an Iterative State-Based Timing Analysis with a Refinement Checking Technique
  10. Altmetric Badge
    Chapter 9 Hierarchical Multicore-Scheduling for Virtualization of Dependent Real-Time Systems
  11. Altmetric Badge
    Chapter 10 Analysis of Process Traces for Mapping Dynamic KPN Applications to MPSoCs
  12. Altmetric Badge
    Chapter 11 Modeling and Analysis of SLDL-Captured NoC Abstractions
  13. Altmetric Badge
    Chapter 12 Taming the Memory Demand Complexity of Adaptive Vision Algorithms
  14. Altmetric Badge
    Chapter 13 HMC and DDR Performance Trade-offs
  15. Altmetric Badge
    Chapter 14 Managing Cache Memory Resources in Adaptive Many-Core Systems
  16. Altmetric Badge
    Chapter 15 A UML Profile to Couple the Production Code Generator TargetLink with UML Design Tools
  17. Altmetric Badge
    Chapter 16 Rapid, High-Level Performance Estimation for DSE Using Calibrated Weight Tables
  18. Altmetric Badge
    Chapter 17 Low Latency FPGA Implementation of Izhikevich-Neuron Model
  19. Altmetric Badge
    Chapter 18 Reconfigurable Buffer Structures for Coarse-Grained Reconfigurable Arrays
Attention for Chapter 10: Analysis of Process Traces for Mapping Dynamic KPN Applications to MPSoCs
Altmetric Badge

Mentioned by

news
1 news outlet

Readers on

mendeley
2 Mendeley
Summary News
You are seeing a free-to-access but limited selection of the activity Altmetric has collected about this research output. Click here to find out more.
Chapter title
Analysis of Process Traces for Mapping Dynamic KPN Applications to MPSoCs
Chapter number 10
Book title
System Level Design from HW/SW to Memory for Embedded Systems
Published by
Springer, Cham, November 2015
DOI 10.1007/978-3-319-90023-0_10
Book ISBNs
978-3-31-990022-3, 978-3-31-990023-0
Authors

Andrés Goens, Jeronimo Castrillon, Goens, Andrés, Castrillon, Jeronimo

View on publisher site
Mendeley readers

Mendeley readers

The data shown below were compiled from readership statistics for 2 Mendeley readers of this research output. Click here to see the associated Mendeley record.

Geographical breakdown

Country Count As %
Unknown 2 100%

Demographic breakdown

Readers by professional status Count As %
Professor 1 50%
Student > Master 1 50%
Readers by discipline Count As %
Computer Science 2 100%

This page is provided by Altmetric.