↓ Skip to main content

VLSI-SoC: Research Trends in VLSI and Systems on Chip

Overview of attention for book
Cover of 'VLSI-SoC: Research Trends in VLSI and Systems on Chip'

Table of Contents

  1. Altmetric Badge
    Book Overview
  2. Altmetric Badge
    Chapter 1 Architectures for High Dynamic Range, High Speed Image Sensor Readout Circuits
  3. Altmetric Badge
    Chapter 2 Oversampled Time Estimation Techniques for Precision Photonic Detectors
  4. Altmetric Badge
    Chapter 3 Innovative Optoeletronic Approaches to Biomolecular Analysis with Arrays of Silicon Devices
  5. Altmetric Badge
    Chapter 4 Electronic Detection of DNA Adsorption and Hybridization
  6. Altmetric Badge
    Chapter 5 Probabilistic amp; Statistical Design—the Wave of the Future
  7. Altmetric Badge
    Chapter 6 A CMOS Mixed-Mode Sample-and-Hold Circuit for Pipelined ADCs
  8. Altmetric Badge
    Chapter 7 Probabilistic Design: A Survey of Probabilistic CMOS Technology and Future Directions for Terascale IC Design
  9. Altmetric Badge
    Chapter 8 Reliability Issues in Deep Deep Submicron Technologies: Time-Dependent Variability and its Impact on Embedded System Design
  10. Altmetric Badge
    Chapter 9 Soft Error Resilient System Design through Error Correction
  11. Altmetric Badge
    Chapter 10 Library Compatible Variational Delay Computation
  12. Altmetric Badge
    Chapter 11 A Power-Efficient Methodology for Mapping Applications on Multi-Processor, System-on-Chip Architectures
  13. Altmetric Badge
    Chapter 12 Frequency and Speed Setting for Energy Conservation in Autonomous Mobile Robots
  14. Altmetric Badge
    Chapter 13 Configurable On-Line Global Energy Optimization in Multi-Core Embedded Systems Using Principles of Analog Computation
  15. Altmetric Badge
    Chapter 14 Logic Synthesis of EXOR Projected Sum of Products
  16. Altmetric Badge
    Chapter 15 A Method for I/O Pins Partitioning Targeting 3D VLSI Circuits
  17. Altmetric Badge
    Chapter 16 CAT Platform for Analogue and Mixed-Signal Test Evaluation and Optimization
  18. Altmetric Badge
    Chapter 17 Broadside Transition Test Generation for Partial Scan Circuits through Stuck-at Test Generation
  19. Altmetric Badge
    Chapter 18 Comparison of an Æthereal Network on Chip and Traditional Interconnects - Two Case Studies
  20. Altmetric Badge
    Chapter 19 Designing Routing and Message-Dependent Deadlock Free Networks on Chips
  21. Altmetric Badge
    Chapter 20 Dynamic Reconfigurable Architecture Exploration based on Parameterized Reconfigurable Processor Model
  22. Altmetric Badge
    Chapter 21 Human++: Emerging Technology for Body Area Networks
Overall attention for this book and its chapters
Altmetric Badge

Mentioned by

patent
1 patent
wikipedia
1 Wikipedia page

Citations

dimensions_citation
2 Dimensions

Readers on

mendeley
14 Mendeley