↓ Skip to main content
What is this page? Embed badge

Low Power Networks-on-Chip

Overview of attention for book
Cover of 'Low Power Networks-on-Chip'

Table of Contents

  1. Altmetric Badge
    Book Overview
  2. Altmetric Badge
    Chapter 1 Hybrid Circuit/Packet Switched Network for Energy Efficient on-Chip Interconnections
  3. Altmetric Badge
    Chapter 2 Run-Time Power-Gating Techniques for Low-Power On-Chip Networks
  4. Altmetric Badge
    Chapter 3 Adaptive Voltage Control for Energy-Efficient NoC Links
  5. Altmetric Badge
    Chapter 4 Asynchronous Communications for NoCs
  6. Altmetric Badge
    Chapter 5 Application-Specific Routing Algorithms for Low Power Network on Chip Design
  7. Altmetric Badge
    Chapter 6 Adaptive Data Compression for Low-Power On-Chip Networks
  8. Altmetric Badge
    Chapter 7 Latency-Constrained, Power-Optimized NoC Design for a 4G SoC: A Case Study
  9. Altmetric Badge
    Chapter 8 Design and Analysis of NoCs for Low-Power 2D and 3D SoCs
  10. Altmetric Badge
    Chapter 9 CMOS Nanophotonics: Technology, System Implications, and a CMP Case Study
  11. Altmetric Badge
    Chapter 10 RF-Interconnect for Future Network-On-Chip
Attention for Chapter 1: Hybrid Circuit/Packet Switched Network for Energy Efficient on-Chip Interconnections
Altmetric Badge

Citations

dimensions_citation
11 Dimensions
Summary Dimensions citations
So far, Dimensions has found 11 publications that cite this research output.

11

The most recent citing publications are shown below. View all 11 publications that cite this research output on Dimensions.

This page shows the most recent citations of this research output.

Click here to find out how to access more activity.

This page is provided by Altmetric.