You are seeing a free-to-access but limited selection of the activity Altmetric has collected about this research output.
Click here to find out more.
Mendeley readers
Chapter title |
Application of Internode Model to Global Power Consumption Estimation in SCMOS Gates
|
---|---|
Chapter number | 35 |
Book title |
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
|
Published by |
Springer, Berlin, Heidelberg, September 2005
|
DOI | 10.1007/11556930_35 |
Book ISBNs |
978-3-54-029013-1, 978-3-54-032080-7
|
Authors |
Alejandro Millán Calderón, Manuel Jesús Bellido Díaz, Jorge Juan-Chico, Paulino Ruiz de Clavijo, David Guerrero Martos, E. Ostúa, J. Viejo |
Mendeley readers
The data shown below were compiled from readership statistics for 3 Mendeley readers of this research output. Click here to see the associated Mendeley record.
Geographical breakdown
Country | Count | As % |
---|---|---|
Spain | 1 | 33% |
Unknown | 2 | 67% |
Demographic breakdown
Readers by professional status | Count | As % |
---|---|---|
Professor | 1 | 33% |
Professor > Associate Professor | 1 | 33% |
Student > Doctoral Student | 1 | 33% |
Readers by discipline | Count | As % |
---|---|---|
Computer Science | 4 | 133% |